High-κ/metal-gate and vertical channel transistors are well-known solutions to continue the device scaling. This work extensively explores the physics and mechanism of the intrinsic parameter fluctuations in nanoscale fin-type field-effect transistors by using an experimentally validated three-dimensional quantum-corrected device simulation. The dominance fluctuation sources in threshold voltage, gate capacitance and cutoff frequency have been found. The emerging fluctuation source, workfunction fluctuation, shows significant impacts on DC characteristics; however, its impact is reduced in AC characteristics due to the screening effect of the inversion layer. Additionally, the channel discrete dopant may enhance the electric field and therefore make the averaged cutoff frequency of fluctuated devices larger than the nominal value of cutoff frequency.
Introduction
As the dimensions of semiconductor devices continue to be reduced, device variability is pronounced [1] [2] [3] [4] [5] [6] [7] [8] . Fintype field-effect transistors (FinFETs) [7] [8] [9] and high-κ/ metal-gate technology [10] are promising for semiconductor manufacturing. However, the use of metal as a gate material may introduce additional random fluctuations, workfunction fluctuation (WKF), due to the uncontrollable grain orientations of metal during the growth period. The WKF-induced threshold voltage (V th ) fluctuation on planar MOSFETs has been reported [10] .
The different orientations of crystal structure may have different surface densities and workfunctions [11] . Since the device gate area is thus composed of a number of grains with different workfunctions, the workfunction and threshold voltage of the device are probabilistic distributions rather than deterministic values.
In studying characteristic fluctuations of FinFETs, diverse approaches have recently been presented [7, 8] ; however, they only focused on the random-dopant fluctuation (RDF) and process-variation effect (PVE) on device DC characteristics, such as V th and current fluctuation. The effects of WKF on FinFET and these intrinsic parameter fluctuations on AC characteristics are not clear. Thus, a comprehensive understanding of the intrinsic parameter fluctuations on FinFETs is required. This study extensively explores the intrinsic device parameter fluctuations (WKF, PVE and RDF) on 16 nm gate silicon-on-insulator (SOI) FinFETs by an experimentally validated three-dimensional quantum-corrected device simulation [4] . Both the current-voltage characteristics and the physical models of FinFET have been calibrated with experimentally fabricated FinFETs [9] . The major variability sources in DC and AC characteristics of FinFETs are provided for the first time. This study explores the fluctuations on FinFET devices, which can in turn be used to optimize the reliability of nanoscale systems. This paper is organized as follows. Section 2 introduces the simulation technique for studying the effect of intrinsic parameter fluctuations in nanoscale devices and circuits. Section 3 studies the characteristic fluctuations in 16 nm gate 0957-4484/10/095203+07$30.00 [10] . The equivalent channel doping concentration is 1.48 × 10 18 cm −3 . To compare them on the same basis, the device dimension and V th for both n-and p-type devices are the same. Figure 1(b) illustrates the RDF effect in transistors, where the simulation scenario mainly follows our recent work [4, 7] . The device simulation is performed by solving a set of three-dimensional 'atomistic' drift-diffusion equations with quantum corrections by the density gradient method [4, 7, 12, 13] . Note that, in 'atomistic' device simulation, the resolution of individual charges within classical device simulation using a fine mesh creates problems associated with singularities in the Coulomb potential [5, 6] . The potential becomes too steep with a fine mesh and therefore the majority carriers are unphysically trapped by ionized impurities and the mobile carrier density is reduced [5, 6] . Thus, the density gradient approximation is used to handle discrete charges by properly introducing the quantum mechanical effects [4, 7, 12, 13] .
The statistical simulation technique
The mobility model is quantified with our device measurements for the best accuracy and the characteristic fluctuation has been validated with the experimentally measured DC base band data [4, 9] . The device simulation is performed by solving a set of 3D drift-diffusion equations with quantum corrections by the density gradient method [4, 7, 12, 13] , which is conducted using a parallel computing system [14] . The mobility model used in the device simulation, according to Matthiessen's rule [15] , can be expressed as
where D = exp(x/l crit ), x is the distance from the interface and l crit is a fitting parameter. The mobility consists of three parts: (1) the surface contribution due to acoustic phonon scattering
is the transverse electric field normal to the interface of semiconductor and insulator, B and C are parameters which are based on physically derived quantities, N 0 and τ are fitting parameters, T is lattice temperature and K is the temperature dependence of the probability of surface phonon scattering; (2) the contribution attributed to surface roughness scattering is
is a reference electric field to ensure a unitless numerator in μ surf rs ,
is a reference doping concentration to cancel the unit of the term raised to the power v in the denominator of χ, δ is a constant that depends on the details of the technology, such as oxide growth conditions, N 1 = 1 cm −3 , and A and η are fitted field-dependent coefficients. α is a fitting parameter for doping concentration (3) and the bulk mobility
where μ L is the mobility due to bulk phonon scattering and ξ is a fitting parameter for the temperature dependence of mobility. The mobility model is quantified with our device measurements for the best accuracy and the characteristic fluctuation has been validated with the experimentally measured DC base band data [4] .
The PVE includes gate length deviation (σ L g ) and line edge roughness (σ LER ) whose magnitude follows the ITRS roadmap that 3σ L g = 0.7 nm and 3σ LER = 0.8 nm for the 16 nm technology node [16] . The equation of figure 1(d) presents the estimation formula and σ L g and σ V th are obtained from the V th roll-off curve. As the PVE-induced gate length variation (σ L g,PVE ) is obtained, the PVE-induced V th fluctuation (σ V th,PVE ) is calculated by characteristics of the V th roll-off. The detailed simulation techniques for RDF and PVE simulation follow our previous works [17] [18] [19] [20] [21] [22] [23] [24] [25] . For WKF, a statistically sound Monte Carlo simulation approach is advanced, as shown in figure 1(e) . Based on the average grain size of 4 nm [10] , the gate area is first partitioned into several parts. Then, the workfunction of each partitioned area (W K i ) is randomized following the properties of metal in figure 1(f) [11] . We herein use titanium nitride (TiN) and molybdenum nitride (MoN) as gate material for NMOS and PMOS transistors, respectively. After partition and randomization, the effective device workfunction of a single transistor is then obtained and used for estimation of WKFinduced V th fluctuation (σ V th,WKF ). Notably, the different processes of gate formulation, gate first or replacement gate may change the thermal budget and change the grain size of the metal material. 
Result and discussion
In SOI FinFETs, the RDF and WKF dominate the σ V th in both n-type and p-type transistors. The σ V th,WKF in p-type FinFETs becomes comparable to σ V th,RDF due to the large deviation of workfunction, which implies the importance of workfunction fluctuation in nanoscale device with scaled gate area. Notably, the statistical addition of individual fluctuation sources herein simplifies the variability analysis of nanodevices significantly [3] . It is believed that the dominant source of fluctuation will not be significantly altered.
The WKF-, PVE-and RDF-fluctuated C g are presented in figures 3(a)-(c) , where the solid line shows the nominal case with 16 nm gate, 1.48 × 10 18 cm −3 channel doping and the dashed lines are fluctuated cases. The different intrinsic parameter fluctuations induced rather different C g -V G characteristics. Figure 4 summarizes the gate capacitance fluctuations (σ C g ) with 0, 0.5 and 1.0 V gate bias. Different to the results of the V th fluctuation, the WKF brought less impact on gate capacitance fluctuation. At low gate bias or negative gate bias, the accumulation layer screens the impact of WKF. Additionally, at low gate bias, the total capacitance decreases because of the increased depletion region. The associated value of C g fluctuation is small. The capacitive response is then dominated by the increment of inversion in the moderate inversion. The device characteristics are then impacted by the intrinsic parameter-fluctuated electrostatic potentials. If the high V G is achieved, the capacitive response becomes dominated by the inversion layer and the impact of the individual dopants on the device electrostatics is screened by the inversion layer itself. The variation of capacitance now again becomes the variation of gate oxide. The impact of WKF-induced electrostatic potential variations is therefore bringing less impact on the channel surface. Our preliminary results show that the RDF and PVE dominate the gate capacitance fluctuations at all gate bias conditions, respectively. The impacts of the WKF on C g is reduced significantly at high gate voltage (V G ) due to the screening effect of the inversion layer of the device, which screens the variation of surface electrostatic potential and decreases the fluctuation of gate capacitance. The screening effect resulting from the inversion layer also decreases the RDF-induced gate capacitance fluctuation at high gate bias; however, the screening effect of the inversion layer is weakened by discrete dopants positioned near the channel surface. Notably, the PVE brings direct impact on gate length and therefore influences the gate capacitance. The PVE-induced gate capacitance fluctuation is independent of screening effect and should be noticed when the transistor operated in high gate bias, as shown in figure 4 . PVE-induced σ F T in figure 5(a) is significant in all bias conditions owing to the direct impact of gate length variation on F T . Different to the PVE-induced σ F T , the WKFinduced σ F T , figure 5(b) , diminished as the velocity saturation occurs. The inversion layer is formed at this time and screens the variation of surface electrostatic potential induced by WKF. The σ F T then becomes significant at high field because of the carrier scattering. As for the RDF-induced σ F T , as shown in figure 5(c) , the σ F T does not diminish when the saturation of the carrier velocity occurs due to the randomness of carrier-impurity scattering events and carrier velocity variation. Moreover, though the screening effect at high field may also reduce the RDF-induced σ F T , the shielding effect may be broken by discrete dopants positioned near the channel surface. The RDF-induced σ F T thus dominates the fluctuation of cutoff frequency. The σ F T is summarized in figure 6 , in which the RDF dominates the σ F T . Both the RDFand WKF-induced σ F T are significant in the subthreshold region. Then the σ F T is reduced due to the screening effect of the inversion layer. The scattering effect occurring in the high-field region then increases the σ F T induced by RDF.
Notably, our preliminary result shows that the nominal and the averaged values of F T are similar for the results of PVE and WKF. However, in RDF, the difference of the nominal and the averaged F T becomes significant as V G increases. For the discrete dopants in the channel, the channel dopants will induce a relatively negative potential in the channel and twist the electric field nearby, as plotted in figures 7(a) and (b). The arrows in figure 7 (a) present the direction of the electrical field. Figure 7 (c) presents the electric field for three cut lines at the channel surface. Line 1 is with one dopant located at channel surface; line 2 is without the impurity at the conducting path; line 3 is also has one dopant located at the channel surface, but the dopant is located 0.5 nm below the channel surface. The result shows that the dopant inside the channel may enhance the electric field nearby. The electric field strength is locationdependent and its magnitude decreases as the distance from a location to the dopant increases, as shown in line 1 and line 3 of figure 7(c). The twisted electric field then enhances the electron velocity, v sat , as shown in figure 7(d) and therefore increases the average value of F T . The average value of F T is larger than the nominal F T due to the enhanced electric field near the channel dopants.
Conclusions
This study has extensively explored the metal-gate device's DC and AC variability. The dominant variability sources in nanoscale FinFETs have been identified. The RDF and WKF are the dominating factors in σ V th for n-type and p-type FinFETs. The large deviation of workfunction difference in PMOS transistors has impacted the device threshold voltage and therefore should be noticed in the nanoscale transistors era. For the device AC characteristics, the influence of the emerging fluctuation source, WKF, is reduced due to the screening effect of the inversion layer. The screening effect is less effective in RDF because the discrete dopant positioned in the channel may break the shielding and induce random scattering events. The RDF therefore dominates the σ F T . The result of this study is important in understanding the intrinsic parameter fluctuation in DC and AC characteristics, which is useful for nanodevice design in different applications. Currently we are working on the modeling of WKF and developing a fluctuation suppression approach for WKF, such as reduction of grain size.
